|
|
|
|
|
|
|
|
|
|
|
|
|
| Vera, System-C, VHDL, and Verilog Graphical Test Bench Generation! SynaptiCAD’s TestBencher Pro dramatically reduces the time necessary to develop test suites by generating test bench code from language independent graphical timing diagrams. Quickly generate both cycle-based and time-based bus-functional models to test different aspects of your design. Features include sequence recognition, protocol checking, automatic signal extraction from HDL models, parameterization of state and timing values, and stability or transition checkers. SynaptiCAD also offers Verilog simulation and timing diagram visualization tools. |