|
|
|
|
|
|
|
|
|
|
|
|
|
| HDLLINT is a system for linting, purifying, analyzing and verifying hardware description language (HDL) code that you write by hand or have generated by some other software tool, prior to simulation or synthesis. It supports Verilog HDL, Very High Speed Integrated Circuit (VHSIC) HDL, otherwise known as VHDL or both in mixed-mode. |