 |
|||||
 |
 |
 |
 |
 |
 |
|
|
|
|
|
|
|
| Wednesday, February 26, 2003 |
8:00 AM - 12:00 PM
|
|
|
||
| Presenter: Zeev Kirshenbaum - Verisity Design, Inc.
|
||
| This tutorial presents in a step-by-step, "cookbook style", a verification methodology and techniques for today’s complex designs. Attendees will learn advanced verification methodologies, including constraint-based generation, coverage-driven verification, assertion creation and more, all proven and used today on some of the largest, most complex designs in the industry.
Using Specman Elite and the e hardware verification language to illustrate the methodology, this tutorial will discuss in detail topics such as test plan creation, key considerations in the implementation of a testbench and a test suite, constraint-based generation of inputs to the design under test, as well as self-checking testbenches including scoreboarding and temporal assertions for protocol checking and other time-related behavior. The tutorial also introduces functional coverage, and presents how the combination of functional coverage and code coverage is used to save test-case writing time, optimize the test suite, and serve as a measurable indicator for the progress in hitting the verification goals as set forth in the test plan. |
||