![]() |
||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Wednesday, February 16, 2005 |
|
|
|
| 8.1 Simplifying Complex IP Design with a Hierarchical Modular, Mixed-Language Approach Mark Lippett, Ayewin Oung - Ignios Ltd., Oxford, Oxfordshire, UK 8.2 Guidelines for SystemVerilog Assertion IP Development 8.3 Function Verification of Design IP - Trust or Hard Work? |
|