DVCon Best Paper: Previous Winners
2008 Recipient
Paper 2.2 - Bridging the Application and Design Gap: Utilization of the GBD Proxy Protocol for Remote Control of an RTL Simulation
Kelly Larson - MediaTek, Inc.
2007 Recipients
Paper 1.3 - Towards a Practical Design Methodology with SystemVerilog Interfaces and Modports
Jonathan Bromley - Doulos Ltd.
Paper 6.2 - FEV's Greatest Bloopers: False Positives in Formal Equivalence
Erik Seligman, Joonyoung Kim - Intel Corp.
2006 Recipients
Session 4 - SystemVerilog in Action
Paper 4.3 - Guidelines for Creating a Formal Verification Testplan
Harry D. Foster - Mentor Graphics Corp.
Lawrence Loh, Vigyan Singhal - Jasper Design Automation, Inc.
Bahman Rabii - Google
2006 Recipients
Session 9 - Innovative Verification Solutions
Paper 9.1 - Pragmatic Simulation-Based Verification of Clock Domain Crossing Signals and Jitter using SystemVerilog Assertions
Mark Litterick - Verilab GmbH
Verification Area - 2005 Recipients
Session 3 - Innovative Verification Solutions
Paper 3.3 - Using MatLab and Simulink in a SystemC Verification Environment
Jean Francois Boland - McGill Univ., Montreal, Quebec, Canada
Claude Thibeault - Ecole de Technologie Superieure. Montreal, Quebec, Canada
Zeljko Zilic - McGill Univ., Montreal, Quebec, Canada
Design Area - 2005 Recipients
Session 10 - SystemVerilog in Action
Paper 10.2 - Using SystemVerilog Now with DPI
Rich Edelman, Doug Warmke - Mentor Graphics Corp., San Jose, CA
Verification Area - 2004 Recipients
Session 2 - Coverage and Assertion-Based Verification
Paper 2.3 - Coverage-Based DV from Testplan to Tapeout using Random Generation and RTL Assertions
Carey Kloss, Dean Chao - Cisco Systems, San Jose, CA
Design Area - 2004 Recipients
Session 1 - Real World Design
Paper 1.1 - Design and Verification of a DSP using VHDL, Verilog, SystemC, and C++
Greg Tumbush, Bill Dittenhofer - Starkey Labs, Colorado Springs, CO