Call for Tutorials - Extension to October 5th

 View Call for TutorialsTutorial Slide TemplateSubmit Now!

 

 

 

DVCon is the premier conference on the application of languages, tools, and methodologies for the design and verification of electronic systems and integrated circuits. The focus of the conference is the usage of specialized design and verification languages such as Verilog, SystemVerilog, VHDL, PSL, SystemC and e, as well as general purpose languages such as C, C++, PERL, Tcl, and Python. Tools and methodologies include the use of testbench automation, hardware-assisted verification, hardware/software co-verification, assertion-based  and  formal verification, transaction-level system design, high level synthesis, low power design techniques, 3D chip designs, IP based SoC design methods, reference flows and AMS design.

DVCon is looking for tutorial topics that are current, have a high-level of interest and offer strong continuing educational content. 

Over 285 qualified engineers attended the sponsored tutorials during DVCon 2018. Tutorial sponsors reached a captive audience during the half-day educational sessions and had the opportunity to follow-up with them during breaks, at the exhibits, and following the event.

DVCon is a highly targeted venue for engineers addressing major design and verification issues. You can position your company at the forefront of these discussions by sponsoring a Tutorial with Luncheon. Submit proposals by October 5, 2018 -EXTENDED!

NEW THIS YEAR - Prior to submission, please note that your contact information will be in our electronic papers management system and will be used in all conference publications.  

Please see our privacy policy here.

DVCON SPONSORED TUTORIAL WITH LUNCHEON: $18,000

Sponsorship Includes:

  • Complimentary 8x10 booth on the Exhibit Floor
  • Company content specific, individualized Luncheon
  • Ability to collect contact information from the Sponsored Luncheon attendees
  • Tutorial and Luncheon content will be publicized via monthly newsletters, DVCon website, Conference Program and in the Opening Session presentation slides
  • 1 dedicated email distribution to the DVCon mail list
  • Other promotional items like banners, flyers, gift items, etc. can be distributed at these two events
  • Presenters for the tutorial and lunch are entitled to a complimentary one-day registration
  • Up to 10 complimentary one-day registrations for the tutorial or lunch presentation

TUTORIAL PROPOSAL REQUIREMENTS - Deadline: September 25, 2018

DVCon tutorials are open to all attendees and are included in the full conference registration. Please include in the proposal the name of the companies that will be sponsoring the tutorial.

  • Attendee expectations are high regarding currency of topic, depth of engineering content and breadth of real-life examples
  • The Tutorial Chair will review final presentation materials to ensure high quality educational content
  • Include suggested presenters names, affiliations and biographies.
  • Your proposal should be a short abstract of the tutorial, two to five paragraphs, 1,000 words maximum
  • Presentation slides need to be supplied in an electronic format in advance of the conference. Presentation slides will be distributed to the attendees in electronic format. Hard copies will not be provided
  • Please indicate if this tutorial is a “hands-on” session or lecture format
  • Any necessary additional hardware that you may require must be provided by the tutorial organizers

SUGGESTED TOPICS

  • SystemVerilog for Verification and/or Design
  • SystemC /C/C++ Design and/or Verification of systems.
  • SoC and Software-driven Verification
  • Assertion-based Verification. SystemVerilog Assertions, PSL, etc.
  • Coverage-driven Verification
  • High-level Synthesis
  • Low-power Design and Verification techniques
  • Secure/Encrypted IP-based SoC design methods
  • Debug for design and verification
  • Mixed-signal modeling and verification
  • Transaction Level Modeling (TLM), ESL Design, and IP integration (IP-XACT)
  • Functional Safety
  • Security
  • Embedded software verification
  • Hardware/Software Co-development
  • Verification Productivity Methods
  • Formal Methodology and Static Analysis
  • Emulation
  • Post SI Debug
  • FPGA Prototyping
  • Moving from proprietary solutions to standards-based design and verification
  • Portable Stimulus

CONFERENCE SCHEDULE

  • Monday, February 25: Accellera Day Tutorials, Short Workshops, Exhibits
  • Tuesday, February 26: Technical Sessions, Keynote Speaker, Poster Session, Exhibits
  • Wednesday, February 27: Technical Sessions, Panel Discussions, Exhibits
  • Thursday, February 28: Tutorials and Short Workshops

TUTORIAL DEADLINES

  • October 5, 2018         Proposals due. Submit at DVCon.org - EXTENDED!
  • November 5, 2018            Accept/Reject Notification
  • November 30, 2018         All Tutorial content due for Conference Program and website: tutorial title, abstract, speaker names, affiliations and biographies
  • January 8, 2019                 Draft Presentation slides due to DVCon Tutorial Chair
  • January 16, 2019              Presentation feedback due to presenters on slides
  • ​​February 11, 2019           Final slides due for final production for attendee distribution

General Chair Aparna Dey, Cadence Design Systems, Inc. aparna@cadence.com
Tutorial Chair Vanessa Cooper, Verilab, Inc. vanessa.cooper@verilab.com

SPONSORED BY: Accellera Systems Initiative is an industry consortium with a mission to provide design and verification standards required by systems, semiconductor, IP, and design tool companies to enhance a front-end design automation process. Accellera.org