MP Associates, Inc.

THURSDAY March 03, 2:00pm - 5:30pm | Sierra
KEYWORD: SOC AND SOFTWARE-DRIVEN VERIFICATION
EVENT TYPE: TUTORIAL

SESSION 12T
Solving the Next Big SoC Challenges with FPGA Prototyping and Stratix 10

Speakers:
Toshio Nakama - S2C, Inc.
Manish Deo - Altera Corp.
Organizer:
Rob van Blommestein - S2C, Inc.
We’re all too familiar with the fact that large SoC designs present challenges in both design and verification. FPGA prototyping offers obvious advantages for both design and verification but many dismiss the notion of employing FPGA prototyping because of size constraints, hardware scalability, partitioning challenges, performance, debug ability, and in-circuit testing. While previous generations of FPGAs and FPGA prototyping couldn’t tackle large designs, advances in both FPGA and FPGA prototyping technologies and methodologies have given way to breaking through these challenges.

This tutorial will explore the advances of Altera’s Stratix 10 FPGA and the FPGA prototyping techniques and technology that will work with Stratix 10 to accomplish the prototyping of even the largest SoC. Case studies will be provided that will demonstrate how to properly take advantage of Stratix 10 FPGA prototyping for compiling, partitioning, and debugging across multiple devices.

Sponsored by: