Sponsored Workshop

UVVM: Bringing UVM to VHDL

The UVVM (Universal VHDL Verification Methodology) is the fastest growing FPGA verification methodology – independent of language. This is due to the improvement UVVM yields in both FPGA quality and development time. This open source Library and Methodology has the most extensive VHDL verification support available and lets you verify really complex DUTs in a very efficient manner providing modularity, reusability, constrained-random stimulus and functional coverage similar to UVM. UVVM also has the largest library of open source VHDL verification models and components. With more than 50% of all FPGA designers using VHDL, UVVM provides a great verification solution for these users. This Workshop will provide an introduction to UVVM and get you started using UVVM on your next (or current) project. DarkLogoInline (1)

Espen Tallaksen



Picture_EspenTallaksen (1)