




Tired of slow Gate-Level Design Verification? Use these efficient modelling styles and methodology


Improving throughput of gate-level simulations






- Guidelines to improve GLS performance throughput**
- Do not simulate timing checks till complete, clean SDF is available
 - Do not run simulation at finer time resolution if it can be run at coarser resolution
 - Do not log cell internals for debugging.
 - Replace verified GLS blocks with RTL stubs
 - Switch or replace timing corners during simulation



Test-pattern based partitioning scheme for ATPG and BIST simulations



Performance impact of badly modeled cells



Questions?
Rohit Jain
(rohit_jain@mentor.com)

Shobana Sudhakar
(shobana_sudhakar@mentor.com)