DVCon is the premier conference on the application of languages, tools, and methodologies for the design and verification of electronic systems and integrated circuits. The focus of the conference is the usage of specialized design and verification languages such as SystemVerilog, Verilog, VHDL, PSS, SystemC and e, as well as general purpose languages such as C, C++, Python, PERL and Tcl. Tools and methodologies include the use of machine learning, open-source software, hardware and architecture, testbench automation, hardware-assisted verification, hardware/software co-verification, formal verification, functional safety and security, transaction-level system design, high level synthesis, low power design techniques, 3D chip designs, IP-based SoC design methods, reference flows and AMS design and verification.

DVCon offers short workshops to encourage greater sponsorship participation from companies and exhibitors, especially smaller organizations at an affordable level.

DVCon is seeking short workshop topics that are current, have a high-level of interest and offer strong continuing educational content. Short Workshop sponsors reach a captive audience during the 90-minute educational sessions and have the opportunity to follow-up with attendees during breaks, at the exhibits, and following the event.

DVCon is a highly-targeted venue for engineers addressing major design and verification issues. Submit proposals by Tuesday, September 13.

For suggested topics and timeline, see page 2.

---

**DVCON Sponsored Short Workshop: $3,500 ($8,500 for Workshop plus Reception)**

**Sponsorship Includes:**

- 90-minute Presentation
- Your company logo will be displayed on the conference website & in PDF program
- Recognition during Opening Ceremony
- Copy of the 2023 Attendee List  
  *(We will share lists of attendees who have given us permission to do so.)*

Sponsored workshops will be reviewed and approved by the program committee with respect to technical depth and applicability. In case of multiple organizations presenting a sponsored workshop only the organizing company would get the sponsorship benefits mentioned above.

For more information concerning the conference, please contact the conference management, Laura LeBlanc at lleblanc@conferencecatalysts.com

---

Detailed guidelines for preparing the presentations will be made available after selections are final.
CALL FOR SHORT WORKSHOPS

SHORT WORKSHOP PROPOSAL REQUIREMENTS
Deadline: September 13, 2022

DVCon short workshops are open to all attendees and are included in the full conference registration. Please include in the proposal the name of the companies that will be sponsoring the short workshop.

• Attendee expectations are high regarding currency of topic, depth of engineering content and breadth of real-life examples
• The Workshop Chair will review final presentation materials to ensure high quality educational content
• Include suggested presenters names, affiliations & biographies
• Your proposal should be a short abstract of the workshop, two to five paragraphs, 1,000 words maximum

• Presentation slides need to be supplied in an electronic format in advance of the conference. Presentation slides will be distributed to the attendees in electronic format. Hard copies will not be provided
• Please indicate if this workshop is a “hands-on” session or lecture format
• Any necessary additional hardware that you may require must be provided by the workshop organizers

SUGGESTED TOPICS

DVCon workshops are open to all attendees and are included in the full conference registration. Please include in the proposal the name of the companies that will be sponsoring the workshop.

• SystemVerilog for Verification and/or Design
• SystemC /C/C++ Design and/or Verification of systems.
• SoC and Software-driven Verification
• Assertion-based Verification. SystemVerilog Assertions, PSL, etc.
• Coverage-driven Verification
• High-level Synthesis
• Low-power Design and Verification techniques
• Secure/Encrypted IP-based SoC design methods
• Debug for design and verification
• Mixed-signal modeling and verification
• Transaction Level Modeling (TLM), ESL Design, and IP integration (IP-XACT)
• Functional Safety
• Security

• Embedded software verification
• Hardware/Software Co-development
• Verification Productivity Methods
• Formal Methodology and Static Analysis
• Emulation
• Post SI Debug
• FPGA Prototyping
• Moving from proprietary solutions to standards-based design and verification
• Portable Stimulus
• Application-specific design verification challenges and techniques
• Machine Learning applications for verification and design
• Open source hardware/software/architecture

SHORT WORKSHOP DEADLINES

September 13, 2022: Proposals due. Submit at DVCon.org
October 25, 2022: Accept/Reject notification
November 16, 2022: All Short Workshop content due for Conference Program and website: workshop title, abstract, speaker names, affiliations and biographies
January 4, 2023: Draft Presentation slides due to DVCon Workshop Chair
January 9, 2023: Presentation feedback due to presenters on slides
January 13, 2023: Final slides due for final production for attendee distribution

CONFERENCE SCHEDULE

Monday, February 27:
• Accellera Day Tutorials
• Short Workshops
• Exhibits

Tuesday, February 28:
• Technical Sessions
• Keynote Speaker
• Poster Session
• Exhibits

Wednesday, March 1:
• Technical Sessions
• Panel Discussions
• Exhibits

Thursday, March 2:
• Tutorials
• Short Workshops

Conference Sponsor:

General Chair
Vanessa Cooper, Verilab, Inc.
vanessa.cooper@verilab.com

Tutorial Chair
Xiaolin Chen, Synopsys
Xiaolin.Chen@synopsys.com

Accellera Systems Initiative is an industry consortium with a mission to provide design and verification standards required by systems, semiconductor, IP, and design tool companies to enhance a front-end design automation process. Accellera.org