CALL FOR EXTENDED ABSTRACTS

The Design & Verification Conference is looking for submissions for the in-person 2024 Conference and Exhibition. This conference focuses on the practical aspects of design and verification of electronic systems and integrated circuits. This could be applications of languages, tools, methodologies, and/or standards. This could be your chance to help the industry we are all a part of. For those familiar with DVCon, the submission timeline has changed for this year. Please see below for more details.

DVCon honors the Sutherland Best Paper and Best Poster submissions. The awards will be selected by the attendees at DVCon, based on the quality of both the paper and the presentation. So please submit your abstract and join DVCon U.S. 2024!

Please submit your extended abstract – a minimum of 600 words, a maximum of 1,200 words (approximately 2 pages, not including diagrams, figures or tables) – outlining your proposed presentation by Friday, September 15. Full instructions and details for the extended abstract submission process can be found on dvcon.org.

Because of the delayed submission deadline for DVCon U.S. 2024, extensions will not be provided at any point during the submission process. If the guidelines/deadlines are not followed, DVCon will remove your submission.

EXTENDED ABSTRACT SUBMISSION GUIDELINES

The extended abstract should provide enough details so that the Technical Program Committee can evaluate the potential quality of your completed paper and the interest of the DVCon attendees in your presentation.

An extended abstract is expected to include the following details:

» Proposed paper title
» An introduction that specifies the context and motivation of the submission.
» A clear description of the specific contributions of your work.
» A summary that highlights results.
» References, if appropriate.
» Must use the provided template format (found on the DVCon website).
» Must be a minimum of 600 words - maximum of 1,200 words, approximately 2 pages.
» Submission should be double-blind, please remove the author information.

Preliminary Accepted authors agree to do the following:

» Submit a draft paper by November 13
» Review and incorporate feedback from TPC
» Submit a final paper and copyright form by January 8. This Final paper will be reviewed by the TPC to determine Final Accept/Reject status

Final Accepted authors agree to do the following:

» Submit a draft presentation/poster by January 22
» Review and incorporate feedback from TPC
» Submit a final presentation/poster by February 5
» Submit a recorded presentation (in case we need to change back to a virtual conference) by February 5
» Agree to have at least one author present in person at the conference.

Feel free to contact us for questions on the submission process at lleblanc@conferencecatalysts.com or visit DVCon.org.
This call for abstracts solicits for papers and corresponding presentations that are highly technical and reflect real-life experiences and emerging trends in various domains. Submissions are encouraged in (but not restricted to) the following areas:

**Topic Area 1: VERIFICATION & VALIDATION**
- Advanced methodologies and testbenches
- Verification processes, regressions and resource management
- Debug and analysis of complex designs
- Multi-language design and verification
- Hardware/Software co-design and co-verification of embedded systems

**Topic Area 2: SAFETY-CRITICAL DESIGN & VERIFICATION**
- Verification and DO-254 compliance
- Automotive ISO 26262 Design and Verification Challenges
- Medical or Industrial Verification Challenges
- Requirements-Driven Verification Methodologies
- IP protection and security

**Topic Area 3: MACHINE LEARNING AND BIG DATA**
- Automating the Optimization of Verification Processes
- Coverage metrics and data analysis
- Performance modeling and/or analysis

**Topic Area 4: DESIGN AND VERIFICATION REUSE & AUTOMATION**
- Bridging verification and validation across multiple engines
- SoC and IP integration methods and tools
- Applications of the Accellera Portable Stimulus Standard
- Configuration management of IP and abstraction levels
- Interoperability of models and/or tools
- High-level synthesis from ESL languages
- Bridging virtual prototyping, simulation, emulation and/or FPGA prototyping

**Topic Area 5: MIXED-SIGNAL DESIGN & VERIFICATION**
- Mixed-signal design & verification techniques
- Real-value modeling approaches
- Application of mixed-signal extensions for UVM

**Topic Area 6: LOW-POWER DESIGN & VERIFICATION**
- Low-power design and verification
- Clock domain crossing verification
- Power modeling, estimation and management

In addition to the specific topic areas suggested above, submissions may incorporate:

- Usage of Electronic Design Automation (EDA) tools such as simulation, emulation, formal verification, virtual prototyping and/or FPGA prototyping
- FPGA-based designs
- Usage of specialized design and verification languages such as SystemVerilog, SystemC, and e
- Assertions in SVA or PSL
- The use of general purpose and scripting languages such as C, C++, Perl, Python, Tcl and others
- Applications of the Accellera Portable Stimulus Standard
- Applications of design patterns or other innovative language techniques
- The use of AMS languages
- Internet of Things applications

**CONFERENCE SCHEDULE**

**Monday, March 4**
- Accellera Day Tutorials
- Short Workshops
- Exhibits

**Tuesday, March 5**
- Technical sessions
- Keynote Speaker
- Exhibits

**Wednesday, March 6**
- Technical Sessions
- Panel Discussions
- Exhibits

**Thursday, March 7**
- Tutorials
- Workshops