When you visit websites, they may store or retrieve data about you using cookies and similar technologies ("cookies"). Cookies may be necessary for the basic functionality of the website as well as other purposes. You have the option of disabling certain types of cookies, though doing so may impact your experience on the website.
Accellera Systems Initiative is an independent, not-for profit organization dedicated to create, support, promote, and advance system-level design, modeling, and verification standards for use by the worldwide electronics industry. We are composed of a broad range of members that fully support the work of our technical committee to develop technology standards that are balanced, open, and benefit the worldwide electronics industry. Leading companies and semiconductor manufacturers around the world are using our electronic design automation (EDA) and intellectual property (IP) standards in a wide range of projects in numerous application areas to develop consumer, mobile, wireless, automotive, and other “smart” electronic devices. Through an ongoing partnership with the IEEE, standards and technical implementations developed by Accellera Systems Initiative are contributed to the IEEE for formal standardization and ongoing governance.
[1004] A Survey of Predictor Implementation using High-Level Language Co-simulation
Sean Little, Verus Research
[1008] Automating Datapath Verification and Bug Correction via Equality Saturation
Emiliano Morini, Intel Corporation; Samuel Coward, Intel Corporation; Theo Drane, Intel Corporation; Rafael Barbalho, Intel Corporation; George Constantinides, Imperial College London
[1027] Technical Documents Version Management System Based on Large Language Models
Siarhei Zalivaka, SK Hynix
[1028] Continuous Integration in SoC Design: Challenges and Solutions
[1039] Time-travel Debugging for High-level Synthesis Code
Jonathan Bonsor-Matthews, LightBlue Logic Limited; Greg Law, Undo Limited
[1046] Static Structural Analysis and Formal Verification of SoC with Software Safety Mechanisms for Functional Safety
Hyunsun Ahn, Samsung Electronics Co., Ltd.; Euisang Yoon, SIEMENS EDA; Namyul Cho, SIEMENS EDA; Arun Gogineni, SIEMENS EDA; Ann Keffer, SIEMENS EDA; Sungjin Park, SIEMENS EDA; Sungyun Yoo, SIEMENS EDA; Bumju Kim, Samsung Electronics Co., Ltd.; Junhyuk Park, Samsung Electronics Co., Ltd.; Youngsik Kim, Samsung Electronics Co., Ltd.; Seonil Brian Choi, Samsung Electronics Co., Ltd.
[1069] Robust Verification of Clock Tree Network using “Clock Monitor” Integrated by ACRMG
Tejas Dipakkumar Dalal, Samsung Semiconductor India Research; Giridhar S, Samsung Semiconductor India Research; Jeevan Nataraju, Samsung Semiconductor India Research; Garima Srivastava, Samsung Semiconductor India Research
[1078] Real-time synchronization of C model with UVM Testbench
Kirtan Mehta, onsemi
[1084] Reset Sweep Verification for Elimination of Reset Domain Crossing Blind Spots in Design
